Network Processors for a 1-MHz trigger-DAQ system
نویسندگان
چکیده
منابع مشابه
Use of Network Processors in the LHCb Trigger/DAQ System
Network Processors are a recent development targeted at the high-end network switch/router market. They usually consist of a large number of processing cores, multi-threaded in hardware, that are specialized in analysing and altering frames arriving from the network. For this purpose there are hardware co-processors to speed-up e.g. tree-lookups, checksum calculations etc. The usual application...
متن کاملThe Trigger and DAQ system for the NA62 experiment
The main goal of the NA62 experiment is to measure the branching ratio of the K → πνν̄ decay, collecting O(100) events in two years of data taking. Efficient online selection of interesting events and loss-less readout at high rate will be key issues for such experiment. An integrated trigger and data acquisition system has been designed. Only the very first trigger stage will be implemented in ...
متن کاملThe DataFlow System of the ATLAS Trigger and DAQ
G. Lehmann, J. Bogaerts, M. Ciobotaru, E. Palencia Cortezon, B. DiGirolamo, R. Dobinson, D. Francis, S. Gameiro, P. Golonka, B. Gorini, M. Gruwe, S. Haas, M. Joos, E. Knezo, T. Maeno, L. Mapelli, B. Martin, R. McLaren, C. Meirosu, G. Mornacchi, I. Papadopoulos, J. Petersen, P. de Matos Lopes Pinto, D. Prigent, R. Spiwoks, S. Stancu, L. Tremblet, P. Werner, CERN, Geneva, Switzerland M. Abolins, ...
متن کاملThe Baseline DataFlow System of the ATLAS Trigger & DAQ
M.!Abolins, A.!Dos!Anjos, M.!Barisonzi, H.P.!Beck, M.!Beretta, R.!Blair, J.!Bogaerts, H.!Boterenbrood, D.!Botterill, M.!Ciobotaru, E.!Palencia!Cortezon, R.!Cranfield, G.!Crone, J.!Dawson, B.!DiGirolamo, R.!Dobinson, Y.!Ermoline, M.L.!Ferrer, D.!Francis, S.!Gadomski, S.!Gameiro, P.!Golonka, B.!Gorini, B.!Green, M.!Gruwe, S. Haas, C.!Haeberli, Y.!Hasegawa, R.!Hauser, C.!Hinkelbein, R.!Hughes-Jone...
متن کاملTrigger and DAQ for KL → πνν Experiment at J-Parc
We propose a design of Level-1 trigger and readout chain for the upcoming J-Parc experiment that supports trigger rates in excess of 100 KHz with virtually no downtime. The design has been implemented on an Altera Stratix II FPGA Development Kit. A few preliminary tests suggest that the FPGA satis es the timing requirements and has enough memory to service 16 readout channels. 1 Experiment over...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 2004
ISSN: 0018-9499
DOI: 10.1109/tns.2004.828637